[time-nuts] phase noise/jitter

[Bruce Griffiths]

Don
Don Collie jnr wrote:
> Hello Bruce and all,
>     OK, now I think I understand : the more phase noise on the VCO, the more jitter on the output of the divide by "N".
>     This output spectrum comprises *only* the PRF+ close-in noise sidebands [plus harmonics, and their noise sidebands]. Since the lowest frequency [ignoring close-in noise sidebands for a moment] present in the divide by "N"
> logic is equal to its output frequency anyway, there are no frequencies present in the output that are below this,
May not true when there are spurs on the VCO output.
>  and because the loop rolls off at a frequency that is much less than this, the VCO is not modulated by any signal comming from the reference, or the divide by "N" logic ..The loop filter filters these signals out.This is how a PLL can "clean up" jittery signals. So I guess one way to improve PLL phase noise is to have as high a frequency going to the phase detector as possible, and to have as low a loop bandwidth as possible, [and put up with a long lock - in time]
Depends on the close in phase noise characteristics of the VCO and the 
reference.
> .Having now filtered out most of the jitter, the problem becomes one of designing a VCO [or variable reluctance oscillator, as in a YIG], that produces little phase noise of itself. This must be where the designers get crafty! 
> Facinating stuff !,....................................................Don C.
>
>   
Minimising the tuning range of the VCO helps reduce phase noise 
contributed by varactors and other electronically variable reactance 
devices.

Bruce