cupido at mail.ua.pt
Mon Jun 20 16:46:16 UTC 2011
As you read in my previous email I'm basically
worried about close-in spurs (those that
will pass through the PLL loop filter).
will digest that 4th section... tks.
Since I'm inside an FPGA... I'm eager to get
spurs down without leaving the digital world...
Anyone knows any literature covering that ?
On 6/20/2011 4:52 PM, Javier Herrero wrote:
> To reduce the spurii due to quantization distortion. Here is an
> explanation, in Section 4
> El 20/06/2011 17:39, Luis Cupido escribió:
>> Well, if we really need to filter it out
>> we better filter the MSB and square it
>> Why having a DAC for ???
>> Right ?
>> Luis Cupido.
>> time-nuts mailing list -- time-nuts at febo.com
>> To unsubscribe, go to
>> and follow the instructions there.
More information about the time-nuts