[time-nuts] Gate propagation delay jitter

[Enrico Rubiola]

My friends, if you worry about jitter there is a trick:
synchronize the signat to the clock with a D-type flip flop,
just at the output.
Maybe too trivial for you.
E.


Enrico Rubiola
professor of electronics

web:	http://rubiola.org
e-mail:	rubiola at femto-st.fr

FEMTO-ST Institute
32 av. de l'Observatoire
25044 Besancon, FRANCE
voice:	+33(0)381.853940 (E.Rubiola)
voice:	+33(0)381.853999 (switchboard)
fax:		+33(0)381.853998