

# ***Filtering Techniques: Isolating Analog and Digital Power Supplies in TI's PLL-Based CDC Devices***

*Kal Mustafa*
*High-Performance Analog/CDC*

## **ABSTRACT**

This application note recommends power supply and ground noise-reduction techniques through the use of bypass capacitors and ferrite beads in TI's PLL-based clock distribution circuits (CDC) devices. This application note also includes a numeric example, calculating the value of bypass and filter capacitors for a particular frequency of interest.

## **Contents**

<b>Bypass and Filter Capacitors .....</b>	<b>2</b>
<b>General Guidelines for Calculating the Value of a Bypass Capacitor [6] .....</b>	<b>2</b>
<b>Example .....</b>	<b>3</b>
<b>Decoupling.....</b>	<b>4</b>
<b>Ferrite Beads .....</b>	<b>5</b>
<b>Filtering and Noise Reduction Circuits.....</b>	<b>5</b>
<b>References.....</b>	<b>6</b>

## **Figures**

<b>Figure 1. Filter Circuit 1 .....</b>	<b>5</b>
<b>Figure 2. Filter Circuit 2.....</b>	<b>6</b>

## **Tables**

<b>Table 1.   Capacitance to Filter Corresponding Noise Frequency .....</b>	<b>4</b>
---	----------

## Bypass and Filter Capacitors

Practically all circuits use dc (direct current) supplies for their inputs. However, dc voltage may fluctuate producing ac ripple voltage and noise components. If the ripple voltage is too high, it renders the circuit nonfunctional. The main function of bypass capacitors is to dampen this ac ripple component or noise in such dc circuits. The first function of a bypass capacitor connected between VDD and GND is to allow the ac ripple component of VDD to pass through to ground. The second function is to help compensate for voltage droop caused by large  $I_{CC}$  transients when multiple outputs switch simultaneously. The exact value of a bypass capacitor is not as important as the frequency at which this ripple occurs. Use a minimum of three bypass capacitors, each targeting a slightly different frequency. As an example, use a large capacitor between 4.7  $\mu\text{F}$  to 47  $\mu\text{F}$  to target large voltage droops at relatively low frequency. Choose a smaller value (about 0.1  $\mu\text{F}$ ) for middle frequency range, and an even smaller value bypass capacitor (around 0.01  $\mu\text{F}$ ) to handle higher frequencies. It is more effective to use an array of three or more bypass capacitors with different capacitance values when filtering a wider noise bandwidth. The frequency response of any capacitor is determined by its parasitics, that is, its equivalent series resistance (ESR) and equivalent series inductance (ESL). These two parameters are most important when choosing a bypass capacitor. Use high-quality, surface-mount capacitors. Monolithic or ceramic type capacitors feature both low ESR, ESL, and consequently achieve excellent performance.

The distinction between a filter and a bypass capacitor depends on where it is being used. When used to eliminate low-frequency power-supply noise, it is referred to as a filter capacitor. An example is a 22- $\mu\text{F}$  capacitor connected between VDD and GND. On the other hand, bypass capacitors are used at high frequency to provide a very low-impedance path for current surges between VDD and GND, as well as to guard power systems against induced fluctuations.

### General Guidelines for Calculating the Value of a Bypass Capacitor [6]

1. First, assuming all gates are switching simultaneously in a system, find the maximum expected step change in power supply current  $\Delta I$ .
2. Estimate the maximum amount of noise that a given system can tolerate from the system's noise budget.
3. Dividing the noise voltage by the current change gives the maximum common path impedances,  $Z_{\max} = \frac{V_n}{\Delta I}$ .
4. Next, compute the inductance ( $L_{PSW}$ ) of power supply wiring. Use this and  $Z_{\max}$  to find the frequency,  $f_{PSW} = f_{(corner)} = f_{3dB} = Z_{\max} / (2\pi L_{PSW})$  below which the power supply wiring is fine (power supply noise  $< V_n$ ).
5. Finally, calculate the capacitance ( $C_{bypass}$ ) of the bypass capacitor:  $C_{bypass} = 1 / (2\pi f_{PSW} Z_{\max})$ .

**NOTE:** If the operating frequency is  $f_{(oper)} < f_{PSW}$ , then it is not necessary to use a bypass capacitor. On the other hand, if it is  $f_{(oper)} \geq f_{PSW}$ , then it is necessary to use a bypass capacitor. Please refer to the example below.

## Example

Let us assume that: (1) we have a board of 50 gates (output buffers) each switching a 15-pF load in 2.4 ns, (2) a power supply wiring inductance of  $L = 110 \text{ nH}$ , (3) a power supply of  $V_{CC} = 3.3 \text{ V}$ , and (4) a 120-mV noise margin ( $V_n = 120 \text{ mV}$ ).

$$\text{Then current is: } \Delta I = n C \frac{V_{CC}}{\Delta t} = \frac{(50)(15 \times 10^{-12})(3.3)}{2.4 \times 10^{-9}} = 1.03125 \text{ A}$$

$$\text{The maximum impedance, } Z_{\max} = \frac{V_n}{\Delta I} = \frac{120 \text{ mV}}{1.03125} = 0.116364 \Omega$$

Then, the frequency ( $f_{PSW}$ ) above which the power supply wiring needs a bypass capacitor,

$$f_{PSW} = \frac{Z_{\max}}{2 \times \pi \times L_{PSW}} = \frac{0.116364 \Omega}{2 \times \pi \times 110 \times 10^{-9}} = 168.363 \text{ KHz}$$

Finally, the value of the bypass capacitor is calculated according to:

$$C_{bypass(\min)} = \frac{1}{2 \times \pi \times f_{PSW} \times Z_{\max}} = \frac{1}{2 \pi \times 168.363 \times 10^3 \times 0.116364} = 8.1237 \mu\text{F}$$

This capacitance value is not common, so we can use 8  $\mu\text{F}$  or 10  $\mu\text{F}$ . This calculation shows that the 8  $\mu\text{F}$  is effective at a frequency above 168.363 kHz.

Assuming that our bypass capacitor has an ESL of 1 nH, we can calculate the upper frequency range at which this capacitor will work as intended.

$$f_{bypass} = \frac{Z_{\max}}{2 \pi \times ESL} = \frac{0.116364}{(2 \pi \times 1 \times 10^{-9})} = 18.52 \text{ MHz}$$

Therefore, this 8- $\mu\text{F}$  bypass capacitor is effective from 168 kHz to 18.5 MHz.

It is common practice to use an array of small parallel capacitors; this combination provides lower series inductance at high frequency than a single bigger capacitor.

The most common values bypass capacitors are: 47  $\mu\text{F}$ , 22  $\mu\text{F}$ , 4.7  $\mu\text{F}$ , 0.1  $\mu\text{F}$ , and 0.001  $\mu\text{F}$ . The higher value capacitors (47  $\mu\text{F}$  and 4.7  $\mu\text{F}$ ) work well at relatively low frequency (low-frequency bypass). The 0.1  $\mu\text{F}$  targets the middle frequency range, while the 0.001  $\mu\text{F}$  or smaller capacitors handle higher frequencies (high frequency bypass). Choosing two or three capacitors with different capacitance ranges will effectively filter a wider noise bandwidth.

Real capacitors are not ideal; they are exemplified by additional parasitics (non-ideal) in the form of inductive and resistive elements. The most important elements are ESL and ESR; they act as an inductor and resistor in series with a capacitor, respectively. They act to defeat the effectiveness of a bypass capacitor.

The complete impedance equation of a capacitor as a function of frequency, including ESR, is:

$$X(f) = \sqrt{ESR^2 + \left(2\pi fL - \frac{1}{2\pi fC}\right)^2}; \text{ Where } L = \text{lead inductance, } H \text{ and } C = \text{capacitance, F}$$

ESR is usually included in a manufacturer's data sheet. It can be measured using ESR meters that can measure low resistance (below 1  $\Omega$ ). However, methods of measuring ESR without ESR meters are available at [4]: <http://fribble.cie.rpi.edu/~repairfaq/sam/captest.htm>

Table 1 lists some suggested capacitor values targeting various frequency bypasses using the following equation:

$$f_{PSW} = \frac{1}{2 \times \pi \times C_{bypass(min)} \times Z_{max}}$$

**Table 1. Capacitance to Filter Corresponding Noise Frequency**

<b>C<sub>bypass (min)</sub> [<math>\mu</math>F]</b>	<b>Frequency <math>f_{PSW}</math> @ <math>Z_{max} = 0.1 \Omega</math></b>	<b>Frequency <math>f_{PSW}</math> @ <math>Z_{max} = 0.2 \Omega</math></b>
47	33.8 kHz	16.93 kHz
22	72 kHz	36 kHz
10	159 kHz	79.6 kHz
4.7	339 kHz	169.5 kHz
0.5	3.2 MHz	1.6 MHz
0.22	7.2 MHz	3.6 MHz
0.1	16 MHz	8 MHz
0.05	32 MHz	16 MHz
0.02	80 MHz	40 MHz
0.016	100 MHz	50 MHz
0.01	160 MHz	80 MHz
0.008	200 MHz	100 MHz
0.005	318 MHz	159 MHz
0.004	398 MHz	199 MHz
0.001	1.592 GHz	796 MHz

## Decoupling

All decoupling capacitors should be placed as close as possible to each power supply pin. Typically, 0.1- $\mu$ F capacitors should be connected between each VDD pin and ground.

Use a size 0603, high quality, low-inductance, low-ESR, surface-mount capacitors. Furthermore, capacitors should be of either a ceramic or monolithic type for optimal performance. The value of decoupling capacitor is strongly dependent on the frequency of the clock driver. It is also dependent on noise generated at higher frequency harmonics. The rule of thumb is the higher the frequency, the lower the capacitance.

## Ferrite Beads

Clock drivers typically produce switching noise. There is a need to isolate this noise component and prevent it from spreading into the PCB board. Inserting a ferrite bead between the clock driver's power supply and the main PCB power plane is an excellent method to effectively eliminate this problem. The ferrite bead does not enhance nor degrade the performance of the driver; it is only used to provide noise isolation. Ferrite beads are composed of a ferromagnetic material and are not susceptible to external radiated magnetic fields. They cannot be easily de-tuned. Only when the temperature rises above the Curie point will the ferrite lose its magnetic properties, rendering it useless. The Curie point is material dependent, ranging from 120°C to 500°C.

When selecting a ferrite, always know the frequency of the unwanted noise. In addition, the impedance of the ferrite is a function of frequency, size, material, and number of turns. The dc impedance of the ferrite should be close to zero. While at the clock frequency, the impedance should be greater than 50 Ω under loaded conditions. This relatively large impedance is necessary to prevent noise caused by clock harmonics from spreading to the PCB board. In addition, ferrite beads should be capable of providing the rated dc current to the VCC plane.

## Filtering and Noise Reduction Circuits

Figures 1 and 2 below depict two recommended filter circuits for TI's CDC clock drivers. These circuits can be used with any PLL-based clock generator in which the PLL has both digital (VDD) and analog (AVDD) power supplies. Figure 1 is recommended where there is no board space constraint, while Figure 2 is the choice where there is limited board space.





Figure 1. Filter Circuit 1



**Figure 2. Filter Circuit 2**

## References

1. *Design and Layout Guidelines for the CDCVF2505 Clock Driver*, Texas Instruments application note, 2000 (SCAA045)
2. *Application and Design Considerations for the CDC5XX Platform of Phase-Lock Loop Clock Drivers*, Texas Instruments CDC Data Book, 1999, 1996 (SCA028)
3. Fair-Rite Corp, *Fair-Rite Soft Ferrites / Ferrite Products for The Electronic Industry*. Product Catalog 14<sup>th</sup> Edition
4. Samuel M. Goldwasser, *Capacitor Testing, Safe Discharging and Other Related Information*. 1994-2000. <http://fribble.cie.rpi.edu/~repairfaq/sam/captest.htm>
5. *The Bypass Capacitor In High-Speed Environments Application Report*, Texas Instruments, 1996 (SCB007A)
6. Johnson, H.W., and Gram, M. *High-Speed Digital Design*. Prentice Hall, 1993.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265